Efficient Protection Mechanism for CPU Cache Flush Instruction Based Attacks

نویسندگان

چکیده

CPU flush instruction-based cache side-channel attacks (cache instruction attacks) target a wide range of machines. For instance, Meltdown / Spectre combined with FLUSH+RELOAD gain read access to arbitrary data in operating system kernel and user processes, which work on cloud virtual machines, laptops, desktops, mobile devices. Additionally, fault injection use cache. Rowhammer, is attack that attempts obtain write physical memory, affects machines have DDR3. To protect against existing attacks, various mechanisms been proposed modify hardware software aspects; however, when latest are disclosed, these cannot prevent these. Moreover, additional countermeasure requires long time for the designing developing process. This paper proposes novel mechanism termed FlushBlocker all types mitigate employ vulnerability until releasing countermeasures. employs an approach restricts issuing instructions lead failure by limiting control demonstrate effectiveness this study, was implemented Linux kernel, its security performance were evaluated. Results show successfully prevents (e.g., Meltdown, Spectre, Rowhammer), overhead zero, it transparent real-world applications.

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Eliminating Cache-Based Timing Attacks with Instruction-Based Scheduling

Information flow control allows untrusted code to access sensitive and trustworthy information without leaking this information. However, the presence of covert channels subverts this security mechanism, allowing processes to communicate information in violation of IFC policies. In this paper, we show that concurrent deterministic IFC systems that use time-based scheduling are vulnerable to a c...

متن کامل

New Results on Instruction Cache Attacks

We improve instruction cache data analysis techniques with a framework based on vector quantization and hidden Markov models. As a result, we are capable of carrying out efficient automated attacks using live I-cache timing data. Using this analysis technique, we run an I-cache attack on OpenSSL’s DSA implementation and recover keys using lattice methods. Previous I-cache attacks were proof-of-...

متن کامل

Design of the Hp Pa 7200 Cpu Instruction Cache Srams Pa 7200 Cpu Data Cache Srams Processor Module Instruction Cache Srams Pa 7200 Cpu Data Cache Srams Processor Module Processor Overview

The PA 7200 incorporates a number of enhancements specifically designed for a glueless four-way multiprocessor system with increased performance on both technical and commercial applications.10-11 On the chip is a multiprocessor system bus interface which connects directly to the Runway bus described in Article 2. The PA 7200 also has a new data cache organization, a prefetching mechanism, and ...

متن کامل

CPU Registers Main Memory Disk Drive Disk Cache Data Cache Instruction

Memory Hierar hies as a Metaphor for A ademi Library Colle tions Stuart A. Yeates Abstra t Resear h libraries and their olle tions are a ornerstone of the a ademi tradition, representing 2000 years of development of the Western Civilization; they make written history widely a essible at low ost. Computer memories are a range of physi al devi es used for storing digital information that have und...

متن کامل

Dynamically Resizable Instruction Cache: An Energy-Efficient and High-Performance Deep-Submicron Instruction Cache

.................................................................................................................. v

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IEICE Transactions on Information and Systems

سال: 2022

ISSN: ['0916-8532', '1745-1361']

DOI: https://doi.org/10.1587/transinf.2022ngp0008